Systematic Modeling and Analysis of Telecom Frontends and their Building Blocks / Najlacnejšie knihy
Systematic Modeling and Analysis of Telecom Frontends and their Building Blocks

Kod: 02716956

Systematic Modeling and Analysis of Telecom Frontends and their Building Blocks

Autor Piet Vanassche, Georges G. E. Gielen, Willy M. C. Sansen

nalog circuits are fascinating artifacts. They manipulate signals whose informa- Ationcontentisrichcomparedtodigitalsignalsthatcarryminimalamountofinf- mation;theyaredelicateinthatanyperturbationduetoparasiticelements,todelays,to ... więcej

179.08


Dostępna u dostawcy w małych ilościach
Wysyłamy za 10 - 14 dni

Potrzebujesz więcej egzemplarzy?Jeżeli jesteś zainteresowany zakupem większej ilości egzemplarzy, skontaktuj się z nami, aby sprawdzić ich dostępność.


Dodaj do schowka

Zobacz książki o podobnej tematyce

Bon podarunkowy: Radość gwarantowana

Wzór bonu podarunkowegoDowiedz się więcej

Więcej informacji o Systematic Modeling and Analysis of Telecom Frontends and their Building Blocks

Za ten zakup dostaniesz 446 punkty

Opis

nalog circuits are fascinating artifacts. They manipulate signals whose informa- Ationcontentisrichcomparedtodigitalsignalsthatcarryminimalamountofinf- mation;theyaredelicateinthatanyperturbationduetoparasiticelements,todelays,to interactionswithotherelementsandwiththeenvironmentmaycauseasigni?cantloss ofinformation. Thedif?cultyindealingwiththeseartifactsistoprotectthemfromall possibleattacks, evenminorones, fromthephysicalworld. Theironyisthattheyare oftenusedtofunnelinformationfromandtothephysicalworldtoandfromtheabstr- tionofthedigitalworldandforthisfunction, theyareirreplaceable. Nowonderthen that analog designers form a club of extraordinary gentlemen where art (or magic?) ratherthanscienceisthesharedtrade. Theyaredif?culttotrainsinceexperienceand intuitionarethetraitsthat characterize them. Andthey have dif?cultiesinexplaining what is the process they use to reach satisfactory results. Tools used for design (s- ulation) are mainly replacing the test benches of an experimental lab. However, the growing complexity of the integrated systems being designed today together with the increasing fragility of analog components brought about by shrinking geometries and reducedpowerconsumptionisposingseverechallengestotraditionalanalogdesigners to produce satisfactory results in a short time. At the same time, the need for expe- enced analog designers has increased constantly since almost all designs, because of integration,docontainanalogcomponents. Thissituationhascreatedastronginterest in developing design methodologies and supporting tools that are based on rigorous, mathematically literate, approaches. Doing so will make it possible to leverage the expertiseofseasonedanalogdesignersandtotrainnewgenerationsfasterandbetter. Inthepast, severalattemptshavebeenmadeinacademia andindustrytocreatethese methodologies and to extend the set of tools available. They have had questionable acceptance in the analog design community. However, recently, a ?urry of start-ups andincreasedinvestmentbyEDAcompaniesinnoveltoolssignalasigni?cantchange inmarketattentiontotheanalogdomain. Ipersonallybelievethattosubstantially- prove quality and design time, tools are simply insuf?cient. A design methodology based on a hierarchy of abstraction layers, successive re?nement between two ad- cent layers, and extensive veri?cation at every layer is necessary. To do so, we need to build theories and models that have strong mathematical foundations. The analog design technology community is as strong as it has ever been.

Szczegóły książki

Kategoria Książki po angielsku Technology, engineering, agriculture Electronics & communications engineering Electronics engineering

179.08

Ulubione w innej kategorii



Osobní odběr Bratislava a 2642 dalších

Copyright ©2008-24 najlacnejsie-knihy.sk Wszelkie prawa zastrzeżonePrywatnieCookies


Konto: Logowanie
Všetky knihy sveta na jednom mieste. Navyše za skvelé ceny.

Nákupní košík ( prázdný )

Nakupte za 59,99 € a
máte doručení zdarma.

Twoja lokalizacja: