Zobacz książki o podobnej tematyce

Więcej informacji o Routing Congestion in VLSI Circuits

• Dane szczegółowe
• Opis
• Ulubione w innej kategorii

Za ten zakup dostaniesz 467 punkty

Opis

This book provides the reader with a complete understanding of the root causes of routing congestion in present-day and future VLSI circuits, available techniques for estimating and optimizing this congestion, and a critical analysis of the accuracy and effectiveness of these techniques. Readers are equipped with the knowledge to prudently choose an approach that is appropriate to their design goals.This work includes metrics and optimization techniques for routing congestion at various stages of the VLSI design flow, including the architectural level, the logic synthesis/technology mapping level, the placement phase, and the routing step.The subjects covered in this book include: a motivation that explains why the problem is important and how it will trend, definitions of metrics that are appropriate for measuring congestion, and descriptions of techniques for estimating and optimizing routing congestion issues in cell-/library-based VLSI circuits.

Szczegóły książki

Kategoria Książki po angielsku Technology, engineering, agriculture Electronics & communications engineering Electronics engineering

• Pełny tytuł: Routing Congestion in VLSI Circuits
• Podtytuł: Estimation and Optimization
• Autor: Sachin S. Sapatnekar, Prashant Saxena, Rupesh S. Shelar
• Język: Angielski
• Oprawa: Twarda
• Liczba stron: 250
• EAN: 9780387300375
• ISBN: 0387300376
• ID: 01381583
• Wydawca: Springer-Verlag New York Inc.
• Waga: 1210 g
• Wymiary: 235 × 155 × 23 mm
• Data wydania: 18. April 2007

Ulubione w innej kategorii

---

---

---