Zobacz książki o podobnej tematyce

Powiadomienie o dostępności

Więcej informacji o Logic Synthesis and Verification Algorithms

• Dane szczegółowe
• Opis
• Ulubione w innej kategorii

Za ten zakup dostaniesz 212 punkty

Opis

Logic Synthesis and Verification Algorithms blends mathematical foundations and algorithmic developments with circuit design issues. Each new technique is presented in the context of its application to design. Through the study of optimal two-level and multilevel combinational circuit design, the reader is introduced to basic concepts, such as Boolean algebras, local search, and algebraic factorization.Similarly, through the study of optimal sequential circuit design, the reader is introduced to graph algorithms, finite state systems, and language theory. Throughout the book, recurrent themes such as branch and bound, dynamic programming, and symbolic implicit enumeration are used to establish optimal design principles.Circuit designers and CAD tool developers alike will find Logic Synthesis and Verification Algorithms useful as an introductory and reference text. The rich collection of examples and solved problems make this book ideal for self study.Because of its careful balance of theory and application, Logic Synthesis and Verification Algorithms will serve well as a textbook for upper division and first year graduate students in electrical and computer engineering.

Szczegóły książki

Kategoria Książki po angielsku Computing & information technology Computer science Mathematical theory of computation

• Pełny tytuł: Logic Synthesis and Verification Algorithms
• Autor: Gary D. Hachtel, Fabio Somenzi
• Język: Angielski
• Oprawa: Miękka
• Liczba stron: 564
• EAN: 9780387310046
• ISBN: 0387310045
• ID: 01381693
• Wydawca: Springer, Berlin
• Waga: 928 g
• Wymiary: 235 × 155 × 30 mm
• Rok wydania: 2006

Ulubione w innej kategorii

---

---

---