You might also like

More about Timing and Signal Integrity Issues with VLSI Interconnects

• Book details
• Synopsis
• Trending among others

You get 117 loyalty points

Book synopsis

This book discusses the timing and signal integrity issues with VLSI interconnects in sub-nanometer designs. Starting with the basics of interconnect equivalent circuit model it describes the RLC equivalent models of interconnects, their extraction methodologies, and circuit simulation for timing and signal integrity analysis. With enormous analysis results for different technology nodes the importance of on-chip inductive effects has been discussed. The sample simulation model along with the SPICE netlist for timing and signal integrity analysis has been provided in the appendix. The book will be useful to the teachers, students, and researchers who are involved in modeling and analyzing the interconnects in future generation VLSI technology nodes. The book comprises four chapters and one appendix.

Book details

• Full title: Timing and Signal Integrity Issues with VLSI Interconnects
• Subtitle: In sub-nanometer designs
• Author: Debaprasad Das
• Language: English
• Binding: Paperback
• Number of pages: 84
• EAN: 9783846552438
• ID: 06917245
• Publisher: LAP Lambert Academic Publishing
• Weight: 143 g
• Dimensions: 220 × 150 × 5 mm
• Published: 2011

Trending among others

---

---

---