Specification And Verification Of Systolic Arrays / Najlacnejšie knihy
Specification And Verification Of Systolic Arrays

Code: 05066316

Specification And Verification Of Systolic Arrays

by Magdy A. Bayoumi, Nam Ling

Circuits and architectures have become more complex in terms of structure, interconnection topology and data flow. Design correctness has become increasingly significant, as erors in design may result in strenuous debugging or eve ... more

58.32

Availability:

50/50We think title might be available. Upon your order we will do our best to get it within 6 weeks.
We search the world

Availability alert

Add to wishlist

You might also like

Give this book as a present today
  1. Order book and choose Gift Order.
  2. We will send you book gift voucher at once. You can give it out to anyone.
  3. Book will be send to donee, nothing more to care about.

Book gift voucher sampleRead more

Availability alert

Availability alert


Your agreement - Submiting you agree to the Terms and Condtions.

We will watch availability for you

Enter your e-mail address and once book will be available,
we will send you a message. It's that simple.

More about Specification And Verification Of Systolic Arrays

You get 146 loyalty points

Book synopsis

Circuits and architectures have become more complex in terms of structure, interconnection topology and data flow. Design correctness has become increasingly significant, as erors in design may result in strenuous debugging or even in the repetition of a costly manufacturing process. Although circuit simulation has been used traditionally and widely as the technique for checking hardware and architectural designs, it does not guarantee the conformity of designs to specifications. Formal methods therefore become vital in guaranteeing the correctness of designs and have thus received a significant amount of attention in the CAD industry. This book presents a formal method for specifying and verifying the correctness of systolic array designs. Such architectures are commonly found in the form of accelerators for digital, signal, image and video processing. These arrays can be quite complicated in topology and data flow. In the book, a formalism called STA is defined for these kinds of dynamic environments with a survey of related techniques. A framework for specification and verification is established. Formal verification techniques to check the correctness of the systolic networks with respect to the algorithmic level specifications are explained. The book also presents a Prolog-based formal design verifier (named VSTA), developed to automate the verification process, as using a general purpose theorem prover is usually extremely time-consuming. Several application examples are included in the book to illustrate how formal techniques and the verifier can be used to automate proofs.

Book details

Book category Books in English Computing & information technology Computer science Computer architecture & logic design

58.32

Trending among others



Collection points Bratislava a 2642 dalších

Copyright ©2008-24 najlacnejsie-knihy.sk All rights reservedPrivacyCookies


Account: Log in
Všetky knihy sveta na jednom mieste. Navyše za skvelé ceny.

Shopping cart ( Empty )

For free shipping
shop for 59,99 € and more

You are here: