Code: 43770256
IMPLEMENTATION OF HIGH PERFORMANCE 32-BIT RISC CORE ARCHITECTURE
41.76 €
RRP: 46.29 €
You save 4.53 €
In stock at our supplier
Shipping in 9 - 11 days
Add to wishlist
You might also like
Give this book as a present today
- Order book and choose Gift Order.
- We will send you book gift voucher at once. You can give it out to anyone.
- Book will be send to donee, nothing more to care about.
Book gift voucher sampleRead more
More about IMPLEMENTATION OF HIGH PERFORMANCE 32-BIT RISC CORE ARCHITECTURE
You get 105 loyalty points
Book details
Book category
Books in German
Naturwissenschaften, Medizin, Informatik, Technik
Technik
Bau- und Umwelttechnik
- Full title: IMPLEMENTATION OF HIGH PERFORMANCE 32-BIT RISC CORE ARCHITECTURE
- Author: M. Rajani, D. Ravi Chandan
- Language: English
- Binding: Paperback
- Number of pages: 84
- EAN: 9786206183303
- ISBN: 6206183300
- ID: 43770256
- Publisher: LAP LAMBERT Academic Publishing
- Weight: 143 g
- Dimensions: 220 × 150 × 6 mm
- Date of publishing: 21. June 2023