Code: 07408037
Shows how to develop, document, simulate and synthesize a design using the VHDL language. The text includes a number of paper exercises and computer lab experiments. For practical purposes, the work keeps simulator-specific text t ... more
120.80 €
Potřebujete více kusů?Máte-li zájem o více kusů, prověřte, prosím, nejprve dostupnost titulu na naši zákaznické podpoře.
You get 304 loyalty points
Shows how to develop, document, simulate and synthesize a design using the VHDL language. The text includes a number of paper exercises and computer lab experiments. For practical purposes, the work keeps simulator-specific text to a minimum.
Book category Books in English Technology, engineering, agriculture Electronics & communications engineering Electronics engineering
120.80 €
Collection points Bratislava a 2642 dalších
Copyright ©2008-24 najlacnejsie-knihy.sk All rights reservedPrivacyCookies
Shopping cart ( Empty )